

**PATENT APPLICATION**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re the Application of:

Andrew MORAN et al.

Group Art Unit: Unassigned

Application No.: Unassigned

Examiner: Unassigned

Filed: April 16, 2004

Attorney Dkt. No.: 108347-00024  
(089.0006)

For: MIXER CIRCUIT OFFSET COMPENSATION

**CLAIM FOR PRIORITY**

Director of the U.S. PTO  
P.O. Box 1450  
Alexandria, VA 22313-1450  
Sir:

The benefit of the filing date(s) of the following prior foreign application(s) in the following foreign country is hereby requested for the above-identified patent application and the priority provided in 35 U.S.C. §119 is hereby claimed:


British Patent Application No. 0309043.8 filed on April 22, 2003

In support of this claim, certified copy of said original foreign application is filed herewith.

It is requested that the file of this application be marked to indicate that the requirements of 35 U.S.C. §119 have been fulfilled and that the Patent and Trademark Office kindly acknowledge receipt of these/this document.

Please charge any fee deficiency or credit any overpayment with respect to this paper to Deposit Account No. 01-2300.

Respectfully submitted,



Erik B. Cherdak  
Registration No. 39,936

Date: 4/16/04

Customer No. 004372  
ARENT FOX PLLC  
1050 Connecticut Avenue, N.W.,  
Suite 400  
Washington, D.C. 20036-5339  
Tel: (202) 857-6000  
Fax: (202) 638-4810  
EBC/sg

**THIS PAGE BLANK (USPTO)**



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.




Signed

*W. Evans*

Dated 23 March 2004

**THIS PAGE BLANK (USPTO)**

**Statement of inventorship and of  
right to grant of a patent**



The Patent Office

Cardiff Road  
Newport  
South Wales  
NP9 1RH

1. Your reference

RL P52426GB

2. Patent application number  
(if you know it)

0309043.8

3. Full name of the or of each applicant

Zarlink Semiconductor Limited

4. Title of the invention

Mixer Circuit Offset Compensation

5. State how the applicant(s) derived the right  
from the inventor(s) to be granted a patent

By virtue of employment

6. How many, if any, additional Patents Forms  
7/77 are attached to this form?  
(see note (c))

7.

I/We believe that the person(s) named over the page (and on  
any extra copies of this form) is/are the inventor(s) of the invention  
which the above patent application relates to.

Signature *Marks & Clerk*  
Marks & Clerk

Date

16 April 2003

8. Name and daytime telephone number of  
person to contact in the United Kingdom

Dr. Robert Lind  
01865-397900

**Notes**

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there are more than three inventors, please write the names and addresses of the other inventors on the back of another Patents Form 7/77 and attach it to this form.
- d) When an application does not declare any priority, or declares priority from an earlier UK application, you must provide enough copies of this form so that the Patent Office can send one to each inventor who is not an applicant.
- e) Once you have filled in the form you must remember to sign and date it.

Enter the full names, addresses and postcodes of the inventors in the boxes and underline the surnames

Andrew MORAN  
12 Mallow Close  
Swindon  
Wilts  
United Kingdom

Patents ADP number (if you know it):

8614448001

Stephen John PARRY  
37 Omdurman Street  
Swindon  
Wilts  
United Kingdom

Patents ADP number (if you know it):

8614455001

Alun Vaughan WATKINS  
27 Harding Close  
Faringdon  
United Kingdom

Patents ADP number (if you know it):


8614463001

Reminder

Have you signed the form?

# Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)



The Patent Office

Cardiff Road  
Newport  
South Wales  
NP9 1RH

1. Your reference

RL.P52425GB

19APR03 EB0141B-2 D01063  
P01/7700 0.00 0309043.8

2. Patent application number

(The Patent Office will fill in this part)

0309043.8

3. Full name, address and postcode of the or of each applicant (underline all surnames)

Zarlink Semiconductor Limited  
Cheney Manor  
Swindon  
Wiltshire  
SN2 2QW

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

United Kingdom

8777974081

4. Title of the invention

Mixer Circuit Offset Compensation

5. Name of your agent (if you have one)

Marks & Clerk

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

4220 Nash Court  
Oxford Business Park South  
Oxford OX4 2RU  
United Kingdom

7271125001

Patents ADP number (if you know it)

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number  
(if you know it)

Date of filing  
(day / month / year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing  
(day / month / year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

Yes

- a) any applicant named in part 3 is not an inventor, or
- b) there is an inventor who is not named as an applicant, or
- c) any named applicant is a corporate body.

See note (d))

# Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.  
Do not count copies of the same document

Continuation sheets of this form

Description	6
Claim(s)	2
Abstract	1
Drawing(s)	5

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)	1
--	---

Request for preliminary examination and search (Patents Form 9/77)	1
--	---

Request for substantive examination  
(Patents Form 10/77)

Any other documents  
(please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature *Robert Lind* Date

Marks & Clerk 16 April 2003

12. Name and daytime telephone number of person to contact in the United Kingdom  
Dr. Robert Lind  
01865-397900

## Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

## Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.



The present invention relates to mixer circuit offset compensation and in particular, though not necessarily, to compensation for D.C. offsets in mixer circuits which give rise to local oscillator breakthrough.

Figure 1 shows a known balanced mixer circuit arrangement, known as a Gilbert cell mixer. The arrangement comprises generally an input stage 10, a mixer core 11, and a current source 12. The input stage comprises first and second npn transistors 13 and 14, each of which has its emitter electrodes connected to an output of the current source 12 by respective ones of emitter degeneration or series feedback resistors 15 and 16. The base electrodes of the first and second transistors 13,14 serve as the differential voltage inputs 13a,14a to the mixer circuit arrangement. The current source 12 includes a transistor 18, an emitter grounding resistor 19 and a capacitor 20, which is connected between the base electrode of the transistor 18 and ground potential. The base electrode of the transistor 18 is biased by a voltage source (not shown). The collector electrode of the transistor 18 forms the output of the current source 12. The current source 12 is a high impedance current source, which sets the quiescent current for the whole of the mixer circuit arrangement.

The mixer core 11 includes first to fourth npn transistors 21 to 24, the collector electrodes of which are cross-connected and connected to a supply line ( $V_{cc}$ ) 25 by respective ones of load resistors 26 and 27. First and second output terminals 28 and 29 are connected to the lower terminals of the load resistors 26 and 27. Local oscillator input terminals 30 and 31 are connected to the base electrodes of the mixer core transistors 21 to 24.

Assuming that the Gilbert cell mixer is perfectly balanced, and in particular that the collector currents of the input stage transistors 13,14 are balanced, the output from the mixer core will consist mainly of the desired primary sidebands. However, any imbalance will tend to give rise to D.C. offsets in the circuit, one consequence of which will be local oscillator breakthrough into the output waveform of the mixer. Integrated Circuit (IC) layout techniques are optimised to achieve the best possible match, but this is limited by inherent mismatches found in IC devices, especially CMOS devices.

It is an object of the present invention to provide compensation for imbalance in a mixer circuit and thereby to reduce the effect of local oscillator breakthrough in the output.

According to a first aspect of the present invention there is provided a mixer circuit arrangement for frequency-translating a voltage input signal by an amount dependent on the frequency of a local oscillator signal to provide an output signal, comprising an input stage and a mixer stage, the input stage being arranged to convert the voltage input signal into differential current signals and the mixer stage being arranged to mix the differential current signals with the local oscillator signal to provide the output signal, characterised by means for injecting a compensation current into the input stage so as to balance the differential current signals provided to the mixer stage.

The means for injecting a compensation current into the input stage may comprise means for injecting the compensation current into a voltage input of the input stage, the voltage input being one of a pair of differential inputs for receiving said voltage input signal.

The means for injecting a compensation current into the input stage may comprise a memory for storing a predetermined compensation current value, and means for generating a compensation current corresponding to that value. For example, the value may be stored as a digital value, the means comprising a digital to analogue converter for converting the digital value into a corresponding analogue current. The means comprises a digitally controlled switch for selecting the voltage input of the input stage to which the compensation current is to be applied.

The means for injecting a compensation current into the input stage may comprise a resistor bridge coupling input voltages to the voltage inputs of the input stage, the compensation current being injected into the input stage via the resistor bridge.

Preferably, the mixer circuit arrangement including the means for injecting a compensation current into the input stage is integrated into a single chip.

According to a second aspect of the present invention there is provided a method of reducing local oscillator breakthrough in a mixer circuit arrangement for frequency-translating a voltage input signal by an amount dependent on the frequency of a local oscillator signal to provide an output signal, the mixer circuit comprising an input stage and a mixer stage, the input stage being arranged to convert the voltage input signal into differential current signals and the mixer stage being arranged to mix the differential current signals with the local oscillator signal to provide the output signal, the method comprising injecting a compensation current into the input stage so as to balance the differential current signals provided to the mixer stage.

For a better understanding of the present invention and in order to show how the same may be carried into effect, reference will now be made, by way of example, to the accompanying drawings, in which:

Figure 1 shows a prior art mixer circuit arrangement;

Figure 2 illustrates schematically a mixer circuit arrangement embodying the present invention;

Figure 3 shows a circuit detail of the mixer circuit arrangement of Figure 2 for generating a compensation current;

Figure 4A shows a circuit detail of the mixer circuit arrangement of Figure 2 for generating switching signals from a control input;

Figure 4B shows a circuit detail of the mixer circuit arrangement of Figure 2 for switching a compensation current between inputs of an input stage of the arrangement; and

Figure 5 shows a resistor network of the the circuit arrangement of Figure 2.

A prior art mixer circuit arrangement has already been described with reference to Figure 1. Figure 2 illustrates a modified balanced mixer arrangement in which a mixer core 32 corresponds to the mixer stage 11 of the arrangement of Figure 1. A voltage-current converter 33 corresponds to a combination of the input stage 10 and the current source 12 of the prior art arrangement. Circuit details are omitted from the circuit of Figure 2 for simplicity. It will be appreciated that this arrangement is given by way of example. Other features such as an interstage filter may be added to the arrangement.

Figure 2 shows a compensation current block 34 which is arranged to provide a compensation current to one of two outputs,  $I_{outp}$  and  $I_{outn}$ . These outputs are coupled to a resistor network 35, which has a pair of inputs coupled to the input voltage signal  $v_{inp}$  and  $v_{inn}$  and a pair of outputs coupled to voltage inputs of the voltage-current converter 33.

The compensation current block 34 comprises three main functional circuit components. A first of these components 35 is shown in Figure 3, and comprises a series of eight current mirrors 36 which are switched in and out in dependence upon the least 8 significant bits of a digital control word. (This control word is 9 bits in length – 8 bits for controlling the current mirrors and 1 bit for setting the polarity.) The component 35 receives at an input 37 a constant current reference signal  $I_{ref}$ , and provides at an output 38 an output current  $I_{out}$  which is a fractional value of the reference current. The digital control word is stored in a memory, not shown in the Figures.

Figure 4A shows a second functional circuit component 39 of the compensation current block 34. This receives at an input ( $V_{cntl}$ ) 40 the most significant bit of the digital control word, and generates the complement of this bit at an output 41 ( $V_{cntlB}$ ). The

third functional component 42 is illustrated in Figure 4B, and comprises a pair of current switches 43,44 which are switched on and off respectively by the control signals  $V_{ctrl}$  and  $V_{ctrlB}$ . The output current  $I_{out}$  provided by the circuit of Figure 3 is applied to a common current input 45 of the pair of switches. Depending upon the value of the most significant bit of the digital control word, the current  $I_{out}$  appears one or other of the outputs of the current switches, i.e. the second and third functional components together provide current steering towards either the positive or negative inputs of the resistor network 35.

Figure 5 illustrates in more detail the resistor network 35 of the circuit arrangement of Figure 2.

The operation of the embodiment described with reference to Figures 2 to 5 will now be explained. Following fabrication of the described mixer circuit, and with the digital control word programmed to be zero, the differential output voltage of the mixer stage is analysed for a range of input signals and for one or more local oscillator frequencies. Using an appropriate algorithm, the value of the digital control word which would minimise the local oscillator breakthrough could be determined. This control word aims to provide an offset current into the input stage which is equal to but of opposite polarity to the D.C. offset which is giving rise to the local oscillator breakthrough. The memory is programmed with this word, and tests run to determine whether or not this value produces optimum results. If not, the value may be tweaked, i.e. adjusted up or down.

Rather than using some algorithm to determine a suitable value for the digital control word, the digital control word may be determined empirically. A typical value may be programmed to the memory, and the results analysed. Depending upon the direction and magnitude of the change in local oscillator breakthrough, the value is adjusted up or down. This process is repeated until the optimum value is determined.

It will be appreciated that the resolution of the offset compensation mechanism is dependent upon the size of the digital control word and the number of current mirrors in the circuit of Figure 3.

Although a Gilbert cell mixer arrangement has been described hereinbefore, other arrangements, for example using any other type of transconductor, could be used. Such transconductors include micro mixer circuits, single balanced mixers and the like, including transconductors having differential inputs, as long as a differential current signal is provided as an output signal.

It will be appreciated by the person of skill in the art that various modifications may be made to the above described embodiments without departing from the scope of the present invention.

**CLAIMS:**

1. A mixer circuit arrangement for frequency-translating a voltage input signal by an amount dependent on the frequency of a local oscillator signal to provide an output signal, comprising an input stage and a mixer stage, the input stage being arranged to convert the voltage input signal into differential current signals and the mixer stage being arranged to mix the differential current signals with the local oscillator signal to provide the output signal, characterised by means for injecting a compensation current into the input stage so as to balance the differential current signals provided to the mixer stage.
2. A circuit according to claim 1, the means for injecting a compensation current into the input stage comprising means for injecting the compensation current into a voltage input of the input stage, the voltage input being one of a pair of differential inputs for receiving said voltage input signal.
3. A circuit according to claim 1 or 2, the means for injecting a compensation current into the input stage comprising a memory for storing a predetermined compensation current value, and means for generating a compensation current corresponding to that value.
4. A circuit according to claim 3, the value being stored as a digital value, and the means comprising a digital to analogue converter for converting the digital value into a corresponding analogue current.
5. A circuit according to claim 4, said means comprising a digitally controlled switch for selecting the voltage input of the input stage to which the compensation current is to be applied.
6. A circuit according to any one of the preceding claims, the means for injecting a compensation current into the input stage comprising a resistor bridge coupling input voltages to the voltage inputs of the input stage, the compensation current being injected into the input stage via the resistor bridge.

7. A method of reducing local oscillator breakthrough in a mixer circuit arrangement for frequency-translating a voltage input signal by an amount dependent on the frequency of a local oscillator signal to provide an output signal, the mixer circuit comprising an input stage and a mixer stage, the input stage being arranged to convert the voltage input signal into differential current signals and the mixer stage being arranged to mix the differential current signals with the local oscillator signal to provide the output signal, the method comprising injecting a compensation current into the input stage so as to balance the differential current signals provided to the mixer stage.




**ABSTRACT**  
**MIXER CIRCUIT OFFSET COMPENSATION**


A mixer circuit arrangement for frequency-translating a voltage input signal by an amount dependent on the frequency of a local oscillator signal to provide an output signal. The arrangement comprises an input stage 33 and a mixer stage 32, the input stage 33 being arranged to convert the voltage input signal into differential current signals and the mixer stage 32 being arranged to mix the differential current signals with the local oscillator signal to provide the output signal. Means 34,35 is provided for injecting a compensation current into the input stage 33 so as to balance the differential current signals provided to the mixer stage 32.

(Figure 2)

**THIS PAGE BLANK (USPTO)**

FIGURE 1

**THIS PAGE BLANK (USPTO)**



**THIS PAGE BLANK (USPTO)**




Figure 3.

**THIS PAGE BLANK (USPTO)**







FIGURE 4B

FIGURE 4A

THIS PAGE RI ANK (ISPTO)

Figure 5

**THIS PAGE BLANK (USPTO)**

Arent Fox PLLC  
1050 Connecticut Ave., Suite 400  
Washington, DC 20036-5339  
Docket No.: 108347-0024  
Serial No: Unassigned - Filed: April 16, 2004  
Inventors): Andrew MORAN et al.